This paper focuses discusses about a part of such redundant logic like the extra buffering and inverter chains which are not required to meet the timing but unnecessarily happens to be in the design.